Building nanomaterials for next-generation computing

Nanoscientists at Northwestern University have developed a blueprint to fabricate new heterostructures from different types of 2-D materials. 2-D materials are single atom layers that can be stacked together like "nano-interlocking building blocks."

Materials scientists and physicists are excited about the properties of 2-D materials and their potential applications. The researchers describe their blueprint in the Journal of Applied Physics, from AIP Publishing.

"We've outlined an easy, deterministic and readily deployable way to stack and stitch these individual layers into orders not seen in nature," said Jeffrey Cain, an author on the paper who was formerly at Northwestern University but is now at Lawrence Berkeley National Laboratory and the University of California.

Cain explained that for nanoscientists, "the dream" is to combine 2-D materials in any order and collate a library of these heterostructures with their documented properties. Scientists can then select appropriate heterostructures from the library for their desired applications.

For instance, the computer industry is trying to make transistors smaller and faster to increase computing power. A nanoscale semiconductor with favorable electronic properties could be used to make transistors in next-generation computers.

So far, nanoscientists have lacked clear methods for fabricating heterostructures, and have not yet been able to develop this library. In this work, the scientists looked to solve these fabrication issues.

After identifying trends in the literature, they tested different conditions to map out the different parameters required to grow specific heterostructures from four types of 2-D materials: molybdenum disulfide and diselenide, and tungsten disulfide and diselenide. To fully characterize the atomically thin final products, the scientists used microscopy and spectrometry techniques.

The group was inspired by the science of time-temperature-transformation diagrams in classical materials, which maps out heating and cooling profiles to generate precise metallic microstructures. Based on this method, the researchers packaged their findings into one diagrammatic technique - the Time-Temperature-Architecture Diagram.

"People had previously written papers for specific morphologies, but we have unified it all and enabled the generation of these morphologies with one technique," Cain said.

The unified Time-Temperature-Architecture Diagrams provide directions for the exact conditions required to generate numerous heterostructure morphologies and compositions. Using these diagrams, the researchers developed a unique library of nanostructures with physical properties of interest to physicists and materials scientists.

The Northwestern University scientists are now examining the behaviors displayed by some materials in their library, like the electron flow across the stitched junctions between materials.

The researchers hope that their blueprint design will be useful for heterostructure fabrication beyond the first four materials. "Our specific diagrams would need revisions in the context of each new material, but we think that this idea is applicable and extendable to other material systems," Cain said.

"Controlled synthesis of 2D MX2 (M=Mo, W; X=S, Se) heterostructures and alloys"

Related Links
American Institute of Physics
Computer Chip Architecture, Technology and Manufacture
Nano Technology News From SpaceMart.com

Tweet

Thanks for being there;
We need your help. The SpaceDaily news network continues to grow but revenues have never been harder to maintain.

With the rise of Ad Blockers, and Facebook - our traditional revenue sources via quality network advertising continues to decline. And unlike so many other news sites, we don't have a paywall - with those annoying usernames and passwords.

Our news coverage takes time and effort to publish 365 days a year.

If you find our news sites informative and useful then please consider becoming a regular supporter or for now make a one off contribution.

SpaceDaily Monthly Supporter
$5+ Billed Monthly

paypal only

SpaceDaily Contributor
$5 Billed Once

credit card or paypal

Toshiba completes $21 bn sale of chip unit
Tokyo (AFP) June 1, 2018
Embattled conglomerate Toshiba on Friday completed the $21 billion sale of its prized chip unit to an investment consortium, a move seen as crucial to keeping the Japanese firm afloat. The deal had been delayed while Chinese regulators examined whether it could violate anti-trust laws, but they finally granted approval in mid-May. "Toshiba hereby gives notice that the closing of the sale has been completed today as scheduled," the group said in a statement. It added that the deal was worth a ... read more